In this paper we demonstrate the operation of a dynamic serial-to-parallel shift register, with only four transistors per stage. A bootstrap capacitor is used to overcome the problem of transistor threshold voltage drop. We will refer to this new logic family as non-ratioed bootstrap logic (NRBL). Simulation results are presented showing the operation of the shift register along with Monte Carlo analysis to demonstrate the robustness of the circuit. A key application area for this novel shift register is in the addressing and read out of high-density smart sensor arrays.
Introduction
The shift register is perhaps the most common structure for enabling the movement of a data bit in VLSI systems [1] . Shift registers have many applications ranging from producing time delay by using serial-in serial-out shift registers, or converting serial data to parallel data using a serial-in parallel-out shift register. Serial-in parallel-out shift registers are commonly used in image sensors to control the analogue multiplexer, which transmits data from the photodiode pixel to the A/D converter where they are then processed into an image, as shown in figure 1 .
There has been recent interest in using capacitors to reduce the size of VLSI circuits [2] . Here we present a different capacitive approach to produce a very compact serialparallel shift register. We demonstrate functionality with four transistors per stage and no DC power rails. There are a number of applications where both low power and compactness are required. These include dense optical smart sensors [3] and gate control of solid-state quantum computers [4] . A special feature of this shift register is that the output amplitude can be externally controlled by adjusting the height of the two-phase non-overlapping clock; this feature is important for these target applications.
As shown in figure 2, each stage of the low power serialto-parallel dynamic shift register consists of four non-ratioed minimum sized n-channel transistors and can be implemented in any standard CMOS process. A bootstrapping capacitor is used to overcome the threshold voltage drop of the nchannel pass transistor. The register has no DC power supply and is driven entirely by the two-phase clock, leading to low power dissipation. The clocks should be non-overlapping, and if this requirement is not met, the register will not perform correctly [5] . Non-overlapping clocks are advantageous as fixed pattern noise (fpn), due to capacitive clock feedthrough, can be more easily controlled [6] . Power consumption and dissipation is an important parameter in modern VLSI design, as more electronic devices increasingly become portable [7] . Power consumption therefore needs to be minimized, keeping the battery size practical for portable electronic devices.
Operation of the shift register
With reference to figure 2, the operation of the circuit is as follows. The drain of each enable transistor is pulsed every clock period. The output of each shift element remains low until a high is enabled by the previous stage or the serial I/P. The output is charged up by the clock pulse when a high appears at the gate of the enable transistor. The output pulse does not drop, by the threshold voltage V t of the n-transistor, due to the bootstrap action of the capacitor C b . Moreover, C b pulls up the enable transistor by V boot , holding it at V clk + V boot ,
where C p is the parasitic capacitance to ground at the input and V clk is the clock high level. As the output is charged up to V clk , V clk − V t appears at the gate of the reset transistor and the following enable transistor via the pass transistor. As Clk 1 starts going low, the output drops accordingly. When the output is 2V t below V Clk , the reset transistor turns on and resets the bootstrap capacitor. This causes the enable transistor to turn off when the output is at this level. When the next clock phase comes on (Clk 2), the discharge transistor turns on and completes the discharge of the output. The bootstrap capacitor of the next stage is not charged as the gate of the pass transistor is now at a lower potential than its source. The same cycle repeats for the subsequent stages of the shift register. Note that the connection of the two clocks alternates between each stage of the shift register. A summary of the functions of each transistor is as follows.
• Enable transistor: connects clock to output when enabled by the previous stage.
• Reset transistor: resets the bootstrap capacitor.
• Pass transistor: (a) passes initial current to charge up the bootstrap capacitor of the next stage, (b) when output discharges, it turns off so that the bootstrap capacitor of the next stage does not discharge, (c) provides a threshold voltage drop so that the reset transistor is kept hard off until the output potential drops.
As the circuit is driven by the two non-overlapping clocks, to ensure the circuit functions as designed, the minimum nonoverlapping period of the clocks should be equal to the fall time of the current output stage and the rise time of the following output stage. Furthermore, to ensure the circuit functions, the input pulse should be pulsed in while Clk 2 is high, to charge the bootstrap capacitor.
Structure of the shift register
Each stage of the shift register is non-inverting and consists of four transistors with an extra transistor at the input and output of the shift register, as shown in figure 3 . The added transistor at the input stage is required to clock the serial input pulse.
The added transistor at the serial output stage is required to discharge the last bootstrap capacitor. The layout of the shift register, shown in figure 4 , displays four stages of the shift register. The two clock lines were designed with an interdigitated structure such that the contacts for both clock lines are at the same level in the layout. This symmetry is important as it balances the parasitic capacitance on the clock lines. This allows us to have the same bootstrap capacitance value for each stage and also allows easier clock buffer designs. Furthermore, if the shift register is used to address an imaging array, as in figure 1 , the balanced clock lines will minimize odd/even type fixed-pattern noise on the output.
Note that the bootstrap capacitance is formed by a gate oxide layer sandwiched between poly and diffusion layers. So there is the question of which way around to place the capacitor. Figure 4 shows the poly terminal connected to the gate of the enable transistor and the diffusion terminal connected to an output stage. This orientation has two advantages: (a) it reduces the number of contact cuts by maintaining contiguous layers and (b) the diffusion is kept away from the sensitive node at the gate of the enable transistor (this is important for applications where the shift register might possibly be exposed to light).
Bootstrap analysis
Here we show that a first-order circuit analysis of the bootstrapped enabled transistor is fairly straightforward and roughly agrees with SPICE simulations. We begin the analysis by considering the rising clock edge in figure 5 . Now,
Due to the bootstrapping action, V S follows V D and so V DS is small. This is maintained because η is designed such that V boot V t to keep the transistor on. As saturation is defined when V DS > (V GS − V t ), we can assume nonsaturation due to the small V DS and hence we must use
}. The circuit equations are:
Assuming V DS is very small, we can make the following linear approximation: Equations (2) and (4) give
Now, on substituting equation (2) and the linear approximation of i ds into equation (3), we obtain g(
Now, solving this second-order differential equation gives the circuit time constant τ as
From equation (5) the expected operating frequency of the shift register can be calculated using f = . The calculated frequency was 116 MHz, at an example 128 transistor load with bootstrap capacitance of 15.46 fF. This frequency is slightly higher than the 100 MHz frequency the circuit operates at. This could be due to g being slightly overestimated, as we picked a mid-point value rather than calculating an integrated average value. Finding the integrated average value of g gives Using this integrated average value g the calculated frequency with 128 transistor load and bootstrap capacitance of 15.46 fF is 106 MHz. This is closer to the 100 MHz clock frequency we expect the shift register to operate at, by simulation, as shown in the following sections.
Simulation
Simulation of the dynamic shift register was performed with HSPICE using an industrial 0.25 µm CMOS process, using Level 49 model parameters with a 2.5 V clock voltage. The value of the bootstrap capacitance is determined by the value of V boot required as shown in equation (1), and it was chosen to be 15.46 fF. Using a bootstrap capacitance value of 15.46 fF, η is calculated to be 0.185; therefore η × 2.5 = 0.46 V. This provides the necessary voltage to overcome the threshold voltage drop 0.41 V of the transistor. The shift register was simulated with a load inverter with size equivalent to 128 minimum size load transistors. Figure 6 shows the operation of the shift register, with two non-overlapping clocks at 100 MHz. When the input pulse is clocked at the serial I/P, the output pulses of each stage are as shown in figure 6.
Distributed clock tree
When one counts up all the capacitances in the registers of a large CMOS design, it often leads to large power dissipation when driven in a small time and at high repetition rate [8] .
Long clock lines will also introduce substantial resistance [9] . This introduces an RC delay in the clock lines. To make the simulations more realistic a distributed clock tree is used to distribute the capacitance required to be driven and to also minimize clock skew. A cascade inverter design was used to size the inverter stages of the clock tree. In order to minimize the total delay a width factor of e (base of natural logarithms) is used.
Power dissipation
The power dissipation of the dynamic shift register is minimal as only one stage is on at a time. The total power dissipation is therefore mainly due to the charging and discharging of the capacitance that each stage drives, C L . This is equal to C L V 2 clk f , where f is the clock frequency. From figure 7 it can be observed that the power dissipation of the circuit varies linearly with the clock frequency. The calculated power dissipation at 100 MHz with the load is 0.29 mW; however, this does not take account of the power dissipation due to the distributed clock circuit. Figure 7 shows simulated results of power dissipation versus varying voltage of operation and power dissipation versus varying frequency of operation, with a load of 128 minimum sized transistors. Table 1 shows a comparison of the NRBL shift register with two other shift registers: a standard dynamic shift register [1] and Shibata's shift register [10] . The standard dynamic shift register is a simple pass transistor and inverter arrangement; however, two stages are required for a noninverting output. The shift register proposed by Shibata uses a D flip-flop arrangement. From table 1 it can been seen that the NRBL shift register has the lowest transistor count and a low power dissipation.
Temperature simulation
The temperature dependence of transistors on the shift register performance must be considered. The simulations were performed using the industrially specified temperature range of −40 to 85
• C. The simulations were performed with a 2.5 V clock voltage and a frequency of 100 MHz under 128 minimum sized transistor loading. From the simulations, the shift register was found to be functioning correctly within the specified temperature range. Even though the circuit was shown to work within the industrially specified temperature range, the temperature range was further increased in later simulations. Simulations showed that the circuit would still function correctly for a temperature range of −75 to 180 • C, which demonstrates the robustness of the shift register to temperature variations. This temperature range is greater than the standard military specified temperature range of −55 to 125
• C.
Process variation simulations
The CMOS fabrication process is a long sequence of chemical steps that result in device characteristics that follow a normal or Gaussian distribution [8] . Since the dynamic shift register discussed in this paper only consists of n-type transistors, only the fast and slow parameters are considered, as skew parameters are not relevant. From the simulated results the shift register was shown to be functioning correctly when simulated with one sigma process variations. The simulated outputs are similar to those shown in figure 6 . Temperature simulation was repeated for process variation simulations. The simulated results showed the circuit functioning as designed for the extended temperature range as described in section 5.3.
Monte Carlo analysis
The design goal of this shift register is to minimize power dissipation and also area. The bootstrap capacitor is therefore designed to provide enough bootstrapping to overcome the threshold drop of the transistor, but at the same time keeping the area to a minimum. A Monte Carlo analysis of threshold voltages of the transistors in the circuit was performed to analyse the overall robustness of the shift register and its sensitivity to process parameters.
The Monte Carlo analysis was performed with a Gaussian distribution with a standard deviation of 10 mV in threshold voltage. The 10 mV standard deviation was chosen from the relation between transistor area and threshold voltage mismatch, given in the manufacturer's data sheets. This voltage is added to the threshold voltage as calculated by the HSPICE simulator. The simulations for the Monte Carlo analysis were performed with a clock voltage of 2.5 V, clock frequency of 100 MHz and with a load of 128 transistors. The simulated mean rise time is 1.64 ns with a standard deviation of 90.54 ps. The simulated mean fall time of the circuit is 0.300 ns with a standard deviation of 3.62 ps. Compared with the rise and fall time of the circuit without the 10 mV standard deviation added to the threshold voltage, the circuit is shown to still function correctly and to not be sensitive to a standard deviation variation in threshold voltage.
Conclusion
A four-transistor-per-stage serial-to-parallel dynamic shift register has been designed and simulated with HSPICE using a 2.5 V, 0.25 µm CMOS process. It has been shown to drive a fan out of 128 with a very low power dissipation. The circuit has also been simulated with varying temperature, process variation and also a Monte Carlo analysis to test for the robustness of the design to manufacturing processes and applications. From the results presented, the shift register operates as designed and is robust to temperature and process parameter variation. Although the proposed dynamic shift register works with a low clock speed of 100 MHz, the performance requirement of the shift register is low power and small area. These requirements can be traded to increase the register speed. The present clock speed is suitable for application in the addressing and readout of smart sensor arrays.
